

FIG. 1




FIG. 2





FIG. 3

FIG. 4 is a block diagram of an interrupt controller system 300. The system includes an interface to interrupt sources 302, a plurality of interrupt level slices 306, and a priority controller 308. The interface 302 receives interrupt signals from various sources (int\_src[0] to int\_src[39]) and provides them to the interrupt level slices 306. Each slice 306 has a corresponding status register (level\_0\_status to level\_7\_status) and an interrupt output (level\_0\_int to level\_7\_int). The slices 306 are connected to the priority controller 308, which generates an interrupt request (IRQ) and a fast interrupt request (FIQ) signal. The priority controller 308 also receives an interrupt vector selection signal (int\_vector\_selection) and outputs an interrupt vector (int\_vector[39:0]).

306

↓



302

308

300

FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 2






FIG. 9




FIG. 10




FIG. 11






FIG. 13




FIG. 14